
Chang
To obtain a challenging position in ASIC Design Engineer for the area of mobile device, communication, networking, wireless,... | San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Chang’s Emails ch****@in****.com
Chang’s Phone Numbers No phone number available.
Social Media
Chang’s Location San Jose, California, United States
Chang’s Expertise To obtain a challenging position in ASIC Design Engineer for the area of mobile device, communication, networking, wireless, HDTV, camera, PC chipset, USB and DSP with IP to SOC/FPGA development/integration. Specialties: Verilog, C, Perl, Assembly Language, Synopsys DC (Design Compiler), Primetime, Tetramax, Formality, Conformal, VCS, Modelsim, Synplify Pro, Xilinx ISE,
Chang’s Current Industry Intel
Chang’s Prior Industry
Fortemedia
|
Intel
|
Nucore Technology
|
Accerant
|
Lsi Logic
|
Bay Microsystems
|
Mavcom
Not the Chang you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Component Design Engineer
Fri Jul 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Mavcom
ASIC Design Staff
Sat Aug 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Bay Microsystems
Staff Engineer VLSI Design Engineering
Mon Oct 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Mar 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)
Lsi Logic
Design Engineer
Tue Jun 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Sep 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Accerant
Design Engineer
Wed Oct 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat May 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Nucore Technology
Technical Staff
Tue May 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Sep 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Senior Component Design Engineer
Sat May 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Apr 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)
Fortemedia
Senior ASIC Design Engineer
Mon Sep 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)