
Ajitha Krishnan
Team Lead for PCB and IC Package Design Division in Tessolve Semiconductor Pvt. Ltd. Total of 11 years of... | Stuttgart, Baden-Württemberg, Germany
*50 free lookup(s) per month.
No credit card required.
Ajitha Krishnan’s Emails aj****@te****.com
Ajitha Krishnan’s Phone Numbers No phone number available.
Social Media
Ajitha Krishnan’s Location Stuttgart, Baden-Württemberg, Germany
Ajitha Krishnan’s Expertise Team Lead for PCB and IC Package Design Division in Tessolve Semiconductor Pvt. Ltd. Total of 11 years of industrial experience. 4.5 years of experience in IC Packaging, 8 years of experience in PCB, 3 years of experience in Signal Integrity and 2 years of experience in Cadence Skill Programming (Using Lisp Language). Expert in Flip chip, Wire bond, CSP, COB and POP IC Package designs and its Signal/Power Integrity Analysis using Sigirity/XtractIM. Worked on Stacked dies (Vertical and Horizontal) and Multi-Chip Modules. Have done several FC and WB designs with High speeds and High voltages. Have done Simulation for cross talk, impedance and power inductance for the packages. Well expert in PCB Designs from Schematic to Gerber Generation and its Pre/Post Route SI Analysis. Expert in designing High Complex & High Speed HDI, Digital, Analog, High current/voltage, ATE, Probe card, Mixed signal, RF & Metal Core PC Boards. Skilled in technologies like DDRx, QDR, PCIe, XAUI, Gigabit Ethernet, SATA, SERDES,PHY etc. Have done several Skill Coding for Library and Design Automation using Cadence Skill Programming. Worked at client places for the package and pcb designs. Currently working as contract employee for one of the Leading Company for Package design for past 3 years. ISO 9001:2015 TUV SUD Certified Internal Auditor Certificate No: TUVSA/AC/CT/2016/0037/O/0001/QM33/1/0016.
Ajitha Krishnan’s Current Industry Apple
Ajitha
Krishnan’s Prior Industry
Tessolve Semiconductor
|
Apple
Not the Ajitha Krishnan you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Apple
IC Package Design Engineer
Wed Nov 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Tessolve Semiconductor
Team Lead - PCB & IC Package Design
Thu Jun 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Oct 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)