
Anand Enamandram
Accomplished technologist with 15+ years of experience in architecting firmware solutions for server platforms. Broad knowledge in server... | 1236 Harvest Loop, Folsom, United States
*50 free lookup(s) per month.
No credit card required.
Anand Enamandram’s Emails an****@in****.com
Anand Enamandram’s Phone Numbers No phone number available.
Social Media
Anand Enamandram’s Location 1236 Harvest Loop, Folsom, United States
Anand Enamandram’s Expertise Accomplished technologist with 15+ years of experience in architecting firmware solutions for server platforms. Broad knowledge in server domain across multiple areas – Memory, HSIO, Reset & Power Management, Manageability and RAS. Adept at listening to customers and translating their needs into platform functional requirements and KPI’s, and balancing trade-offs to improve performance. Experienced in co-engineering solutions with key customers and ecosystem partners. Passionate mentor and innovator - 15 published patents (8 granted, 7 pending).
Anand Enamandram’s Current Industry Intel
Anand
Enamandram’s Prior Industry
Intel
|
Synopsys
Not the Anand Enamandram you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
System Software Architect, Data Center & AI Group
Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Power Management Validation Architect, Client Computing Group
Mon Apr 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Senior Xeon Hardware/FPGA Emulation Engineer
Sat Mar 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Mar 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Synopsys
Senior Applications Engineer
Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Mar 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Sr Product Development Engineer
Wed Oct 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Component Design Engineer (Pre Silicon Verification)
Sat Jul 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Sep 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)