
Brad Wright
Brad Wright Principal design engineer over 23 years experience in the semiconductor industry. Positions include design, support, and... | Fort Collins, Colorado, United States
*50 free lookup(s) per month.
No credit card required.
Brad Wright’s Emails bw****@br****.com
Brad Wright’s Phone Numbers No phone number available.
Social Media
Brad Wright’s Location Fort Collins, Colorado, United States
Brad Wright’s Expertise Brad Wright Principal design engineer over 23 years experience in the semiconductor industry. Positions include design, support, and leadership roles in SerDes, I/O, analog/mixed signal, physical design/layout, and CAD software and design kit development. Specialties: IO design, analog and mixed signal design, USB, USB2, DDR, DDR2, DDR3, SSTL, CML, LVCMOS, band gap, SERDES, voltage regulators(SVR), pipeline ADCs, and serial trace port(STP) . Tools: Perl, Unix systems, Verilog, Synopsys Design Compiler, Synopsys IC Compiler, PrimeTime, Cadence Virtuoso, HSpice, Spectre, TCL/Tk, Mentor Calibre, Avant! Aquarius and Apollo, AnSys Redhawk.
Brad Wright’s Current Industry Broadcom
Brad
Wright’s Prior Industry
At And T
|
Symbios Logic
|
Lsi Logic
|
Lsi
|
Avago Technologies
|
Broadcom
Not the Brad Wright you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Broadcom
SerDes Design Engineer
Sun May 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Avago Technologies
ARM Implementation Engineer
Fri May 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Avago Technologies
SerDes Design Engineer
Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Lsi
Mixed Signal Design Engineer
Tue Jan 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Apr 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Lsi Logic
I/O Design Engineer
Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Symbios Logic
Physical Design Engineer
Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
At And T
CAD R&D Engineer
Fri Jan 01 1993 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time)