
Corey Coughlin
I'm a proven, results driven performer with broad experience in CAD tool support, programming and design. My... | Santa Clara, California, United States
*50 free lookup(s) per month.
No credit card required.
Corey Coughlin’s Emails cc****@marvell.com
Corey Coughlin’s Phone Numbers 1408889****
Social Media
Corey Coughlin’s Location Santa Clara, California, United States
Corey Coughlin’s Expertise I'm a proven, results driven performer with broad experience in CAD tool support, programming and design. My track record of flow automation, throughput improvement and design efficiency have consistently enhanced project outcomes. Debugging code issues and other flow problems is my forte. I’m known for solid performance, and a collaborative working style in both management and individual contributor roles. Core competencies include: * Programming * Design flow automation * IP build systems * Debugging and problem solving
Corey Coughlin’s Current Industry Achronix Semiconductor
Corey
Coughlin’s Prior Industry
Vitesse Semiconductor
|
S Mos Systems
|
Aspec Technology
|
C Cube Microsystems
|
Virtual Silicon Technologies
|
Virage Logic
|
Synopsys
|
Altera
|
Marvell Semiconductor
|
Achronix Semiconductor
Not the Corey Coughlin you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Achronix Semiconductor
Sr. Staff Software Engineer
Thu Sep 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Marvell Semiconductor
CAD Engineer
Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jul 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Altera
Software Design Engineer, Senior MTS
Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Oct 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Synopsys
Software Product Manager
Wed Sep 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Virage Logic
Software Product Manager
Thu Apr 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Sep 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Virtual Silicon Technologies
Staff CAD Engineer, Design Productization
Mon Jan 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
C Cube Microsystems
Staff Engineer
Fri Jan 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)
Aspec Technology
Project Leader
Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)
S Mos Systems
Principal Engineer
Sat Jan 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time)
Vitesse Semiconductor
Member of Technical Staff
Wed Jan 01 1992 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time)