
Desalegne Teweldebrhan
Experienced Technology Development Engineer with a demonstrated history of active technical developments in the semiconductors industry. Skilled in... | Los Angeles Metropolitan Area, Los Angeles Metropolitan Area, United States
*50 free lookup(s) per month.
No credit card required.
Desalegne Teweldebrhan’s Emails de****@in****.com
Desalegne Teweldebrhan’s Phone Numbers No phone number available.
Social Media
Desalegne Teweldebrhan’s Location Los Angeles Metropolitan Area, Los Angeles Metropolitan Area, United States
Desalegne Teweldebrhan’s Expertise Experienced Technology Development Engineer with a demonstrated history of active technical developments in the semiconductors industry. Skilled in Thin Films Processing, Lithography, Device Physics, Materials Science, Nano-materials, Nanotechnology, Condense Matter Physics, and Microscopy Characterization Techniques. Strong scientific engineering professional with a Ph.D focused in Electrical Engineering and Materials Physics from University of California, Riverside.
Desalegne Teweldebrhan’s Current Industry Intel
Desalegne
Teweldebrhan’s Prior Industry
University Of California Riverside
|
Semiconductor Research
|
Materials Research Society
|
Intel
Not the Desalegne Teweldebrhan you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Sr. PTD Engineer - Process Integration Development
Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Staff TD Engineer Logic TD
Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Sr. Process TD Engineer
Fri Jul 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Materials Research Society
MSR Student Research Fellow
Wed Dec 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Apr 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
University Of California Riverside
PhD Graduate Researcher
Sat Sep 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Semiconductor Research
Researcher for FENA
Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Apr 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
University Of California Riverside
Research Assistant
Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)