
Dhiraj Goswami
I have broad experience in the following: (1) leading R&D in innovation and development of large scale complex... | Wilsonville, Oregon, United States
*50 free lookup(s) per month.
No credit card required.
Dhiraj Goswami’s Emails dg****@ca****.com
Dhiraj Goswami’s Phone Numbers No phone number available.
Social Media
Dhiraj Goswami’s Location Wilsonville, Oregon, United States
Dhiraj Goswami’s Expertise I have broad experience in the following: (1) leading R&D in innovation and development of large scale complex hardware and software system, (2) deep technical contribution in algorithms, Mathematical and Statistical analysis, optimization (OR) and (3) developing and managing large, distributed technical teams and across multiple geographies in the US, Europe, India, Brazil, Taiwan and China. Industry leader in all aspects of HW and SW co-verification with a predictable delivery track record. Always demonstrated technical innovation and operational excellence. Filed 30+ US Patents out of which 25 are granted. Have defined product strategies and roadmaps. Specialties: Hardware and software architecture for complex system, algorithms and heuristics for hard problems, constraint solving, software and hardware synthesis, low power, problem partitioning, statistical analysis, analytical formulation, prototyping, emulation, simulation, learning.
Dhiraj Goswami’s Current Industry Cadence Design Systems
Dhiraj
Goswami’s Prior Industry
Synopsys
|
Intel
|
Mentor Graphics
|
Cadence Design Systems
Not the Dhiraj Goswami you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Cadence Design Systems
Corporate Vice President Research & Development
Wed Aug 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Synopsys
Fellow, R&D Technology & Operational Leader, R&D Head of ZeBu Software Development
Sun Apr 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Aug 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Mentor Graphics
Research Staff Engineer
Mon Sep 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Manager, Design Automation Flow
Wed Dec 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Sep 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Synopsys
Senior Software Engineer
Thu May 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Dec 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)