
Dhirender Singh
· Overall 7 years’ experience in ASIC/SoC Design, Synthesis and STA. · Worked on Micro-Architecture Development, RTL Design, SoC... | Hyderabad, Telangana, India
*50 free lookup(s) per month.
No credit card required.
Dhirender Singh’s Emails [email protected]
Dhirender Singh’s Phone Numbers 91402337****
Social Media
Dhirender Singh’s Location Hyderabad, Telangana, India
Dhirender Singh’s Expertise · Overall 7 years’ experience in ASIC/SoC Design, Synthesis and STA. · Worked on Micro-Architecture Development, RTL Design, SoC Design and Integration, CDC/RDC/Lint analysis, LEC, Synthesis and STA. · Expertise in handling multiple clock domain designs. · Hands-on Experience in Low Power Design Implementation for SoCs, including UPF implementation for Multi-Power domain designs. · Knowledge of AMBA AXI, AHB and APB protocols. · Good exposure to Design Compiler, Primetime, Spyglass and other tools. · Experienced in scripting using PERL & TCL.
Dhirender Singh’s Current Industry Moschip Semiconductor
Dhirender
Singh’s Prior Industry
Moschip
|
Alcatel Lucent
|
Extron Electronics Anaheim California
|
California State University Long Beach
|
Moschip Semiconductor
Not the Dhirender Singh you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Moschip Semiconductor
Asic Engineer
Sun Jul 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
California State University Long Beach
Graduate Research Assistant
Thu Jul 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Dec 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Extron Electronics Anaheim California
Product Support Engineer
Tue Jun 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Alcatel Lucent
Hardware Design Engineer (Co-Op)
Sun Jun 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Aug 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Moschip
Asic Engineer
— Present