
Dmitry Vyshetsky
No headline available | Cupertino, California, United States
*50 free lookup(s) per month.
No credit card required.
Dmitry Vyshetsky’s Emails dv****@nv****.com
Dmitry Vyshetsky’s Phone Numbers No phone number available.
Social Media
Dmitry Vyshetsky’s Location Cupertino, California, United States
Dmitry Vyshetsky’s Expertise Senior Staff Architect, Lead Design Engineer at NVIDIA
Dmitry Vyshetsky’s Current Industry Nvidia
Dmitry
Vyshetsky’s Prior Industry
Intel
|
Lannet
|
Mmc Networks
|
Lantern Communications
|
Ambrent
|
Nvidia
|
Wavesemi
|
Sandforce
|
Skyera
Not the Dmitry Vyshetsky you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Nvidia
Senior Staff Architect, Lead Design Engineer
Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Skyera
Senior HW Architect
Sun May 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Sandforce
Principal Design Engineer
Mon Mar 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Nov 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Wavesemi
Contractor
Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Nvidia
Lead Design Engineer
Wed May 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Mar 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Ambrent
Director of HW development
Fri Jun 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Apr 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Lantern Communications
Lead design engineer
Thu Jun 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)
Mmc Networks
Lead design engineer
Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon May 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
Lannet
Senior Design engineer
Sun May 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Electronic Design Engineer
Fri Feb 01 1991 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time)