
Hariharan Nagarajan
RFIC or SERDES or PLL or Analog IC Design Engineer, Experience in IC Design, Tapeout, Verification, FIB and... | San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Hariharan Nagarajan’s Emails ha****@sa****.com
Hariharan Nagarajan’s Phone Numbers No phone number available.
Social Media
Hariharan Nagarajan’s Location San Jose, California, United States
Hariharan Nagarajan’s Expertise RFIC or SERDES or PLL or Analog IC Design Engineer, Experience in IC Design, Tapeout, Verification, FIB and Measurement in the lab. ~11yrs Industry Experience. My handwritten RFIC Analog notes : https://drive.google.com/drive/folders/0BxipkJfdIvopbVNob011NDZrNm8?resourcekey=0-6TnbCz_YqfNA85QbqTDCiA
Hariharan Nagarajan’s Current Industry Amd
Hariharan
Nagarajan’s Prior Industry
Qualcomm
|
Texas Instruments
|
Samsung Electronics
|
Nxp Semiconductors
|
Amd
Not the Hariharan Nagarajan you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Amd
GPU GDDR SERDES PHY SMTS Designer
Mon Apr 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Nxp Semiconductors
WiFi RFIC Sr. Staff Design Engineer (Laid Off)
Fri Jul 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)
Samsung Electronics
5G mmWave/RFIC Staff Design Engineer
Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas Instruments
High Speed Serial Link, Senior Design Engineer
Thu Jan 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Qualcomm
RFIC Design Engineer
Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)