
Iteeshree Srivastava
In my 8 years of experience in VLSI Industry as Physical design Engineer successfully led various customer... | Bengaluru, Bengaluru, India
*50 free lookup(s) per month.
No credit card required.
Iteeshree Srivastava’s Emails it****@in****.com
Iteeshree Srivastava’s Phone Numbers No phone number available.
Social Media
Iteeshree Srivastava’s Location Bengaluru, Bengaluru, India
Iteeshree Srivastava’s Expertise In my 8 years of experience in VLSI Industry as Physical design Engineer successfully led various customer engagements in terms of evaluation, proliferation, deployment & customer support. Successfully tape out projects working as block owner. Hands-on experience & good understanding of PNR, Synthesis, IR and Timing. Experience in Synthesis, Floorplan , Place and Route, Block level timing, Physical Verification (DRC, LVS). Hands on experience on Cadence & Synopsys tools- INNOVUS , ICC , GENUS , DC , PRIME TIME ,Tempus Expertise in Automation using Perl and TCL. Good at Block level Physical Design (PD) ,Timing Closure (STA) and related debug techniques. Exposure to multiple foundry technologies.
Iteeshree Srivastava’s Current Industry Intel
Iteeshree
Srivastava’s Prior Industry
Intel
|
Motilal Nehru National Institute Of Technology
|
Infosys
|
Cadence Design Systems
Not the Iteeshree Srivastava you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Physical Design Engineer
Fri Oct 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Cadence Design Systems
Sae
Sun Apr 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Oct 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Infosys
Physical Design Engineer
Tue Mar 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Motilal Nehru National Institute Of Technology
Research Intern
Sat Jun 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Physical Design Engineer
— Present