
Jim Guziak
Seasoned semiconductor industry engineer with a broad range of successful contributions from systems architecture, specifications development, embedded systems... | Orlando, Florida, United States
*50 free lookup(s) per month.
No credit card required.
Jim Guziak’s Emails jg****@pt****.net
Jim Guziak’s Phone Numbers No phone number available.
Social Media
Jim Guziak’s Location Orlando, Florida, United States
Jim Guziak’s Expertise Seasoned semiconductor industry engineer with a broad range of successful contributions from systems architecture, specifications development, embedded systems design, IC product design and product support. Specialties: Solve complex architecture and verification issues. Can quickly develop new architecture and verification strategies. Can lead these strategies to completion and prove correct design in validation. Implementation and verification of different interfaces in IC and FPGA such as SAS, SATA, PCIe, Read Channel, USB, DDR, ARM processor, hardware security, telecommunications, and network protocol. Fluent in Verilog, VHDL, SystemVerilog/UVM, SystemC, E/eRM, C, C++, Perl, Python. Extensive experience with many ASIC EDA design or verification tools from such companies as Synopsys (Design Compiler, Primetime), Verisity (Specman, ‘E’), Cadence (Virtuoso, NC-sim), SystemVerilog, Matlab, and Mentor Graphics (QuestaSim). Avid embedded systems and software programmer for personal research
Jim Guziak’s Current Industry Apple
Jim
Guziak’s Prior Industry
L3 Communications
|
Lucent Technologies
|
Multilink Technology
|
Inventus Systems Solutions
|
Vitesse Semiconductor
|
Lsi
|
Pmc Sierra
|
Company Confidential
|
Apple
Not the Jim Guziak you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Apple
Lead Verification Engineer
Sat Nov 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Company Confidential
Senior ASIC/FPGA Verification Engineer
Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Pmc Sierra
Technical Leader, Digital Signal Processing (DSP) and SERDES Design
Wed Sep 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Dec 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Lsi
Verification Team Leader
Tue Feb 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Sep 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Vitesse Semiconductor
Systems Architect
Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)
Inventus Systems Solutions
Co-Founder
Tue Jan 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Multilink Technology
Senior Design and Verification Engineer
Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Lucent Technologies
USB Digital Design Engineer
Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
L3 Communications
Design Engineer
Wed May 01 1991 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon May 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time)