
Kowshik Gandham
---Strong Analog ,digital circuit design and RTL design skills. ---Experience in design of Analog building-blocks like Op-Amps, Linear... | San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Kowshik Gandham’s Emails ko****@in****.com
Kowshik Gandham’s Phone Numbers No phone number available.
Social Media
Kowshik Gandham’s Location San Jose, California, United States
Kowshik Gandham’s Expertise ---Strong Analog ,digital circuit design and RTL design skills. ---Experience in design of Analog building-blocks like Op-Amps, Linear Voltage Regulators,Voltage Controlled Oscillator, Bias Circuits, Level-Shifters, DFT circuitry. ---Experience in Design of Trim circuitry for HVM solutions ---Knowledge of ADCs, Analog and Digital PLLs , feedback loops and compensation, Current Sensors. ---Experience in RTL coding and making micro-architectural decisions. ---Knowledge of Device Physics as applicable to Analog Design ---Expertise in Behavioral Modeling using Cadence, Spice and System verilog. ---Experience in working closely with cross-functional teams ( RTL, Mixed Signal Validation, and Full Chip Integration) and resolving issues in a timely manner ---Good Knowledge and Experience with TFM (Tools, Flows and Methodologies) used in the Design and Integration of Analog IP ---Experience in making good trade-offs on Design-decisions while meeting schedule. (Contact for detailed resume)
Kowshik Gandham’s Current Industry Apple
Kowshik
Gandham’s Prior Industry
Ridgetop
|
Intel
|
Apple
Not the Kowshik Gandham you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Apple
Sensing HW
Wed Dec 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
PLL Design Engineer
Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Dec 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Analog Design Engineer
Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Analog Design Intern
Mon Jul 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Dec 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Ridgetop
Analog Design Intern
Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jun 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)