Kumar Davinder
18+ years of extensive experience in RTL Design and Verification with main focus and expertise in pre-silicon validation... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Kumar Davinder’s Emails da****@re****.com
Kumar Davinder’s Phone Numbers No phone number available.
Social Media
Kumar Davinder’s Location Bengaluru, Karnataka, India
Kumar Davinder’s Expertise 18+ years of extensive experience in RTL Design and Verification with main focus and expertise in pre-silicon validation and DV architecture. Managed the soft IP RTL design and DV team with complete ownership of large IP portfolio in 5G domain. Successfully managed various wireless/wireline automotive and IoT projects, well versed with HW Design/verification methodologies. Expertise in chip development from RTL2GDS, lead to successful silicon proven tape-outs, hands-on experience on different phases of ASIC design cycles concept, frontend/backend design & verification, synthesis, equivalence, timing..etc Project management certification by Global Business Management Consultants US, managed couple of chip tape-outs with complete focus on technical quality & schedule commitment, where multi-site Geo,s teams getting involved.
Kumar Davinder’s Current Industry Intel
Kumar
Davinder’s Prior Industry
Tata Elxsi
|
Infineon Technologies
|
Intel
Not the Kumar Davinder you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Intel
Sr. Engineering Manager Soc Design
Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Engineering Manager Soc Design
Fri Nov 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Engineering Manager
Thu Jan 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Nov 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Member Technical Staff - Mts
Tue Feb 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Feb 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Infineon Technologies
Staff Engineer
Sun Feb 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Infineon Technologies
Sr. Design Engineer - Complete Ownership From R2g Soc
Sat Oct 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)
Tata Elxsi
Design Engineer
Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Sep 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)Skills
Languages
Kumar Davinder Email Addresses
FAQ About Kumar Davinder
-
Kumar Davinder is located at
Bengaluru, Karnataka, India -
Kumar Davinder is a
18+ years of extensive experience in RTL Design and Verification with main focus and expertise in pre-silicon validation and DV architecture. Managed the soft IP RTL design and DV team with complete ownership of large IP portfolio in 5G domain. Successfully managed various wireless/wireline automotive and IoT projects, well versed with HW Design/verification methodologies. Expertise in chip development from RTL2GDS, lead to successful silicon proven tape-outs, hands-on experience on different phases of ASIC design cycles concept, frontend/backend design & verification, synthesis, equivalence, timing..etc Project management certification by Global Business Management Consultants US, managed couple of chip tape-outs with complete focus on technical quality & schedule commitment, where multi-site Geo,s teams getting involved. Intel -
Kumar Davinder currently works in the
Intel -
Kumar Davinder specializes in
18+ years of extensive experience in RTL Design and Verification with main focus and expertise in pre-silicon validation and DV architecture. Managed the soft IP RTL design and DV team with complete ownership of large IP portfolio in 5G domain. Successfully managed various wireless/wireline automotive and IoT projects, well versed with HW Design/verification methodologies. Expertise in chip development from RTL2GDS, lead to successful silicon proven tape-outs, hands-on experience on different phases of ASIC design cycles concept, frontend/backend design & verification, synthesis, equivalence, timing..etc Project management certification by Global Business Management Consultants US, managed couple of chip tape-outs with complete focus on technical quality & schedule commitment, where multi-site Geo,s teams getting involved. -
Kumar Davinder speaks the following languages:
No languages available. -
Kumar Davinder has prior experience in the following industries:
Intel , Intel , Intel , Infineon Technologies , Infineon Technologies , Tata Elxsi -
Kumar Davinder has the following professional experience:
Intel , Intel , Intel , Intel , Infineon Technologies , Infineon Technologies , Tata Elxsi . -
You can view Kumar Davinder’s
LinkedIn profile at LinkedIn URL. -
Kumar Davinder’s work email addresses are
[email protected] . -
Kumar Davinder works at
Intel
People you may be interested in
- Clark Coronado
- Ben Brudenell
- Bruno Cabaleiro Rodriguez
- Alex Polacek
- Vallas Jm
- Chip Lake
- Bernard Poton Pmp
- Horacio Zuniga
Field Veterinary Consultant at CP Consulting
Senior Art Director
Programme Manager at Vodafone Global Technology Information Services
President and Owner
--
Realtor/Broker
Project Management Leader » Regulatory Compliance Engineering » I Make Things Happen
Supply Chain & Customer Service Manager