Laurent Charles

Laurent Charles

My area of work is the design of data acquisition systems (DAQ) and control command systems (CC) for...

Greater Strasbourg Metropolitan Area, Greater Strasbourg Metropolitan Area, France

*50 free lookup(s) per month.

No credit card required.

Laurent Charles’s Emails

Laurent Charles’s Phone Numbers

Social Media

Laurent Charles’s Location

Laurent Charles’s Expertise

Laurent Charles’s Current Industry

Laurent Charles’s Prior Industry

Not the Laurent Charles you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Expleo

FPGA Designer

Thu Sep 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Sat Sep 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Mon Feb 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Sat Nov 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Fri Jun 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Tue Sep 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Cnrs Centre National De La Recherche Scientifique

Engineer in Digital Electronics FPGA/VHDL

Sun Jan 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Sep 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)

Dolphin Integration

Internship - Modelisation of a sigma-delta analog to digital converter for audio applications

Sat Feb 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)

Universite De Lorraine

Internship - Lifting factorization-based Discrete Wavelet Transform algorithm design on FPGA

Fri Feb 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jun 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.