Laurent Dulau

Laurent Dulau

Lead and Design Analog ICs including power devices (monolitic or dual die in same package), Expert in Automotive... | Blagnac, Blagnac, France

*50 free lookup(s) per month.

No credit card required.

Laurent Dulau’s Emails

Laurent Dulau’s Phone Numbers

Social Media

Laurent Dulau’s Location

Laurent Dulau’s Expertise

Laurent Dulau’s Current Industry

Laurent Dulau’s Prior Industry

Not the Laurent Dulau you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Infineon Technologies

Concept and ICs Design, Analog and Power for Automotive Applications

Mon Oct 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Toshiba Electronics Europe

Technical Leader Automotive Business Unit

Tue Dec 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Sep 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)

Arcys Formerly Elta

Senior Analog Hardware Design Engineer for Harsh Environments

Thu Nov 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Nov 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)

Altis Semiconductor

Principal Analog IC design Engineer, Smart Power ICs and Powermanagement Expert

Thu Apr 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Oct 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Freescale Semiconductor

Senior Analog Designer for Automotive applications

Wed Nov 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Mar 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)

Stmicroelectronics

Senior Analog Designer & Project Leader - Powermanagement and PDP Driver ICs

Tue Aug 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Oct 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)

Psi Electronics

ST7 Design Engineer (STMICROELECTRONICS ROUSSET)

Thu Jul 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jul 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)

Enseirb Matmeca

Researcher and lecturer (ATER)

Mon Sep 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jun 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)

Ims Cnrs Umr 5218 University Of Bordeaux

R&D Design Engineer

Sun Sep 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Aug 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time)

Adera

ASIC Design Engineer - JESSICA Engineer

Thu Sep 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Aug 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.