
Leo Predanic
Leo is a Mixed-Signal Design Engineer at NVIDIA. He has knowledge in the design of various wireless/wireline-transceiver &... | Santa Clara, California, United States
*50 free lookup(s) per month.
No credit card required.
Leo Predanic’s Emails le****@ta****.edu
Leo Predanic’s Phone Numbers No phone number available.
Social Media
Leo Predanic’s Location Santa Clara, California, United States
Leo Predanic’s Expertise Leo is a Mixed-Signal Design Engineer at NVIDIA. He has knowledge in the design of various wireless/wireline-transceiver & data-converter circuits/systems using deep sub-micron planar/FinFET CMOS processes. He is also familiar with the design of passive on-chip components (inductors, t-coils, t-lines, etc.), antennas, and phased arrays implemented via EM simulation tools.
Leo Predanic’s Current Industry Nvidia
Leo
Predanic’s Prior Industry
Md Engineering
|
Texas Instruments
|
Department Of Electrical And Computer Engineering At Texas A And M University
|
Ibm
|
Nvidia
Not the Leo Predanic you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Nvidia
Mixed Signal Design Engineer
Mon Jul 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Ibm
High Speed Analog Design Engineering Intern
Mon May 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Aug 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Ibm
Physical & Circuit Design Engineering Intern
Sun May 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Department Of Electrical And Computer Engineering At Texas A And M University
TAMU AMSC - Student Assistant
Sun Aug 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas Instruments
Analog Design Verification Engineering Intern
Tue Jun 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Aug 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Md Engineering
Electrical Engineering Intern
Fri May 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Aug 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)