
Loreto Mateu
Senior research engineer with years of experience developing and publishing in the field of energy harvesting. Design of low-power... | Nuremberg, Bavaria, Germany
*50 free lookup(s) per month.
No credit card required.
Loreto Mateu’s Emails lo****@ii****.fraunhofer
Loreto Mateu’s Phone Numbers No phone number available.
Social Media
Loreto Mateu’s Location Nuremberg, Bavaria, Germany
Loreto Mateu’s Expertise Senior research engineer with years of experience developing and publishing in the field of energy harvesting. Design of low-power AC-DC and DC-DC converters. Design of low-power Maximum Power Point Trackers. Electrical modelling of transducers. Experience with Cadence Virtuoso Schematic Editor, Virtuoso Analog Design Environment, Virtuoso Spectre Circuit Simulator, Virtuoso Layout Suite. Design of ASICs with Cadence. Matlab programming experience. Combination of electrical and mechanical models using Ptolemy. LabVIEW programmer for measurement automation. Strong logical reasoning ability and theoretical analysis.
Loreto Mateu’s Current Industry Siemens
Loreto
Mateu’s Prior Industry
Universitat Politecnica De Catalunya
|
Generalitat De Catalunya
|
Department Of Electronic Engineering Upc
|
Fraunhofer Institut Integrated Circuits Iis Erlangen
|
Fraunhofer Iis
|
Siemens
Not the Loreto Mateu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Siemens
Head of R&D Hardware Siemens AG Digital Industries Motion Control
Mon Jul 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Fraunhofer Iis
Head of Department Integrated Circuits and Systems
Sat Apr 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)
Fraunhofer Iis
Group Manager
Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Fraunhofer Iis
Chief Scientist
Sat Dec 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Apr 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Fraunhofer Institut Integrated Circuits Iis Erlangen
Senior research engineer
Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Nov 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Department Of Electronic Engineering Upc
PhD. student
Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Generalitat De Catalunya
High school teacher for electronics and informatics
Wed May 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Apr 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Universitat Politecnica De Catalunya
Software developer
Thu Feb 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Apr 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)