
Manjunath G
• 5+ years of experience in semiconductor domain with good knowledge of ASIC design flow and working for... | Santa Clara, California, United States
*50 free lookup(s) per month.
No credit card required.
Manjunath G’s Emails ma****@in****.com
Manjunath G’s Phone Numbers No phone number available.
Social Media
Manjunath G’s Location Santa Clara, California, United States
Manjunath G’s Expertise • 5+ years of experience in semiconductor domain with good knowledge of ASIC design flow and working for Intel as DFT/ATPG Engineer. • Good knowledge of architecture, functionality of SOC including CPU, DMA and peripheral interfaces. • Proficient in Digital Logic Design, System Verilog, SV Assertions, Constraint Random Verification, DFT, Computer Architecture. Technical Skills:- Domain knowledge : Power management, Multimedia Emulator : Synopsys Zebu High Level Language: C Software: Matlab Scripting Language: Perl FPGA architecture - Virtex 6, Spartan 6, Kintex 7,Zynq Series HDL :Verilog, SystemVerilog, System Verilog Assertions, Debugging- Chipscope, Vivado Logic analyser, socwatch, windbg Timing: Synopsys PrimeTime Synthesis Tools: Synplify,DC Compiler Simulators: ModelSim, QuestaSim, XSIM,VCS DFT : ATPG, Scan Insertion, Scan Compression, MBIST
Manjunath G’s Current Industry Intel
Manjunath
G’s Prior Industry
Coreel Technologies
|
Wright State University
|
Intel
Not the Manjunath G you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
DFT/ATPG Engineer
Tue Oct 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Validation Engineer
Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Oct 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Emulation Engineer
Thu Feb 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Wright State University
Graduate Student
Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Apr 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Coreel Technologies
Intern
Wed Aug 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)