Midhun Dinesh
Sr DFT Automation (CAD) Engineer in Intel India Pvt Ltd, Bangalore. Currently working on UPF collateral generation automation... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Midhun Dinesh’s Emails m.****@in****.com
Midhun Dinesh’s Phone Numbers No phone number available.
Social Media
Midhun Dinesh’s Location Bengaluru, Karnataka, India
Midhun Dinesh’s Expertise Sr DFT Automation (CAD) Engineer in Intel India Pvt Ltd, Bangalore. Currently working on UPF collateral generation automation development using Tessent Infrastructure. Experience in multiple domains including ICL/PDL validation using Mentor Tessent, Cross-site POC for IP auto-generation/integration of DFT IPs and subsystems, SoC-level automation system design for SpyGlass CDC, etc. Had experience in setting up/managing Shared Engineering activities for the cross-site new team. Completed M.Tech in VLSI Design from Amrita School of Engineering, Amritapuri Campus. Love to know about new technological advancements. Always like to think out of the box in the easiest way to get things done.
Midhun Dinesh’s Current Industry Intel
Midhun
Dinesh’s Prior Industry
Intel
|
Amrita University
|
Cognizant
|
Intel Labs
Not the Midhun Dinesh you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Intel
Eda Tools Hardware Engineer
Sun Oct 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Sr Dft Automation Engineer
Sun Mar 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Nov 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Dft Tfm Engineer
Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Mar 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Graduate Technical Intern
Tue Mar 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel Labs
Graduate Technical Intern
Wed Jul 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Feb 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Amrita University
M.Tech In Vlsi Design
Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Cognizant
Programmer Analyst
Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Cognizant
Programmer Analyst Trainee
Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Amrita University
B.Tech In Electronics And Communication Engineering
Sun Jun 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Eda Tools Hardware Engineer
— PresentSkills
Languages
Midhun Dinesh Email Addresses
FAQ About Midhun Dinesh
-
Midhun Dinesh is located at
Bengaluru, Karnataka, India -
Midhun Dinesh is a
Sr DFT Automation (CAD) Engineer in Intel India Pvt Ltd, Bangalore. Currently working on UPF collateral generation automation development using Tessent Infrastructure. Experience in multiple domains including ICL/PDL validation using Mentor Tessent, Cross-site POC for IP auto-generation/integration of DFT IPs and subsystems, SoC-level automation system design for SpyGlass CDC, etc. Had experience in setting up/managing Shared Engineering activities for the cross-site new team. Completed M.Tech in VLSI Design from Amrita School of Engineering, Amritapuri Campus. Love to know about new technological advancements. Always like to think out of the box in the easiest way to get things done. Intel -
Midhun Dinesh currently works in the
Intel -
Midhun Dinesh specializes in
Sr DFT Automation (CAD) Engineer in Intel India Pvt Ltd, Bangalore. Currently working on UPF collateral generation automation development using Tessent Infrastructure. Experience in multiple domains including ICL/PDL validation using Mentor Tessent, Cross-site POC for IP auto-generation/integration of DFT IPs and subsystems, SoC-level automation system design for SpyGlass CDC, etc. Had experience in setting up/managing Shared Engineering activities for the cross-site new team. Completed M.Tech in VLSI Design from Amrita School of Engineering, Amritapuri Campus. Love to know about new technological advancements. Always like to think out of the box in the easiest way to get things done. -
Midhun Dinesh speaks the following languages:
No languages available. -
Midhun Dinesh has prior experience in the following industries:
Intel , Intel , Intel , Intel Labs , Amrita University , Cognizant , Cognizant , Amrita University -
Midhun Dinesh has the following professional experience:
Intel , Intel , Intel , Intel , Intel Labs , Amrita University , Cognizant , Cognizant , Amrita University , Intel . -
You can view Midhun Dinesh’s
LinkedIn profile at LinkedIn URL. -
Midhun Dinesh’s work email addresses are
[email protected] . -
Midhun Dinesh works at
Intel
People you may be interested in
- Paul Carden
- Tyreis Gatson Eit
- Ken Broussard
- Stephen Hetrick
- Beth Taylor
Manager ESF06 Mass Care at American Red Cross
Structures Engineer @ SpaceX 🚀
CEO at Climate Controlled Containers Inc.
Technical Artist
Human Resources Executive Director at Winchester Hospital (member