
Nitin Shrawagi
-Proven leader with 25 years of experience in EDA/Semiconductor industry. -EDA/Logic Design/Verification specialist, enabling the Top Customer... | Austin, Texas Metropolitan Area, United States
*50 free lookup(s) per month.
No credit card required.
Nitin Shrawagi’s Emails ns****@ca****.com
Nitin Shrawagi’s Phone Numbers No phone number available.
Social Media
Nitin Shrawagi’s Location Austin, Texas Metropolitan Area, United States
Nitin Shrawagi’s Expertise -Proven leader with 25 years of experience in EDA/Semiconductor industry. -EDA/Logic Design/Verification specialist, enabling the Top Customer DV engineers achieve maximum efficiency and improve Total Turnaround Time. -Leading cross functional teams across globe. -Expert in several HDL languages such as Verilog/SystemVerilog/Systemc and Verification Methodologies such as UVM/Metric Driven Verification. - Hands on skills to debug most complex issues during SoC verification
Nitin Shrawagi’s Current Industry Synopsys
Nitin
Shrawagi’s Prior Industry
Itv
|
Amd
|
Cadence Design Systems
|
Synopsys
Not the Nitin Shrawagi you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Synopsys
Sr Architect, Applications Engineering
Thu Jun 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Cadence Design Systems
Application Engineer Architect
Sun Jul 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jun 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Sr. Sales Technical Leader
Wed Feb 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Staff Applications Engineer
Thu Jul 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Prinicpal Application Engineer
Fri Apr 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jun 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Lead Applications Engineer
Sat Apr 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Mar 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)
Amd
Logic Design/Verification Engineer
Wed Jul 01 1998 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Apr 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
Itv
Co-op Design/Verification Engineer
Sun Jun 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jun 01 1998 00:00:00 GMT+0000 (Coordinated Universal Time)