Po-Shao Cheng

Po-Shao Cheng

A passionate Design Verification Engineer with strong technical background in using SystemVerilog and UVM. Current role responsibilities include... | Cambridge, England, United Kingdom

*50 free lookup(s) per month.

No credit card required.

Po-Shao Cheng’s Emails

Po-Shao Cheng’s Phone Numbers

Social Media

Po-Shao Cheng’s Location

Po-Shao Cheng’s Expertise

Po-Shao Cheng’s Current Industry

Po-Shao Cheng’s Prior Industry

Not the Po-Shao Cheng you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Siemens Digital Industries Software

Senior Verification Engineer

Sat Apr 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Bae Systems

Senior Verification Engineer

Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)

Bae Systems

Design Verification Engineer

Tue Sep 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Bae Systems

Graduate Hardware Engineer

Sun Sep 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Aug 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)

Fullconn

Assistant Engineer

Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

Ming Yuan Jewellery Shop

Sales Assistant

Mon Jun 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.