
Praveen Bhojwani
Versatile technical team lead with experience in test generators, cache coherency verification, post-Silicon validation, architectural modeling as well... | Santa Clara, California, United States
*50 free lookup(s) per month.
No credit card required.
Praveen Bhojwani’s Emails pr****@sa****.ai
Praveen Bhojwani’s Phone Numbers No phone number available.
Social Media
Praveen Bhojwani’s Location Santa Clara, California, United States
Praveen Bhojwani’s Expertise Versatile technical team lead with experience in test generators, cache coherency verification, post-Silicon validation, architectural modeling as well as verification planning and execution for a complex microprocessor. During my tenure in grad school, I had numerous publications in IEEE conferences and journals, as well as FAA technical reports and a book chapter. My research interests were primarily in Network-on-Chip (NoC), System-on-Chip (SoC), computer architecture, microprocessor architecture verification/validation and embedded systems design. Specialties: system-level design, networks-on-chip, NoC, systems-on-a-chip, SoC, low power design, verification, cache coherency
Praveen Bhojwani’s Current Industry Sambanova Systems
Praveen
Bhojwani’s Prior Industry
Regional Remote Sensing Service Center
|
Computer Science Department Texas A And M University
|
Department Of Computer Science Texas A And M University College Station Tx
|
Sun Microsystems
|
Oracle
|
Intel
|
Sambanova Systems
Not the Praveen Bhojwani you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Sambanova Systems
Design Verification Engineer
Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Validation Lead
Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Oracle
Senior Principal Hardware Engineer
Thu Dec 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Oct 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Oracle
Principal Hardware Engineer
Thu Sep 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Nov 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Oracle
Senior Hardware Engineer
Mon Feb 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Sun Microsystems
Member of Technical Staff, Hardware
Fri Feb 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Feb 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Department Of Computer Science Texas A And M University College Station Tx
Instructor
Sat Sep 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Computer Science Department Texas A And M University
Graduate Research Assistant
Thu Sep 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Computer Science Department Texas A And M University
Graduate Assistant Teaching
Sun Sep 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)
Computer Science Department Texas A And M University
Graduate Research Assistant
Sat Sep 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Aug 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Regional Remote Sensing Service Center
Summer Intern
Wed May 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time)