Ratan Devpura
Education: Masters in EE Experienced physical design/STA Manager… Technical lead with good exposure to Full Chip STA & end to... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Ratan Devpura’s Emails ra****@ya****.co
Ratan Devpura’s Phone Numbers 9192422212891858651****
Social Media
Ratan Devpura’s Location Bengaluru, Karnataka, India
Ratan Devpura’s Expertise Education: Masters in EE Experienced physical design/STA Manager… Technical lead with good exposure to Full Chip STA & end to end PD work. Experience with TSMC/Samsung/Intel/GF designs with technology nodes from 65nm to 10nm/7nm/5nm/3nm. Experience with Fusion Compiler, Synopsys ICC2/ICC/DC/PT/PTSI, StarRC, Calibre DRC/LVS, Cadence Innovus/Genus tools
Ratan Devpura’s Current Industry Qualcomm
Ratan
Devpura’s Prior Industry
Qualcomm
|
Einfochips
|
Intel
Not the Ratan Devpura you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Qualcomm
Senior Staff Engineer/Manager
Sat May 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
SOC Design Lead
Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Qualcomm
PD Lead
Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Einfochips
PD Lead
Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Qualcomm
ASIC Engineer
Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu May 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)Skills
Languages
Ratan Devpura Email Addresses
Ratan Devpura Phone Number
FAQ About Ratan Devpura
-
Ratan Devpura is located at
Bengaluru, Karnataka, India -
Ratan Devpura is a
Education: Masters in EE Experienced physical design/STA Manager… Technical lead with good exposure to Full Chip STA & end to end PD work. Experience with TSMC/Samsung/Intel/GF designs with technology nodes from 65nm to 10nm/7nm/5nm/3nm. Experience with Fusion Compiler, Synopsys ICC2/ICC/DC/PT/PTSI, StarRC, Calibre DRC/LVS, Cadence Innovus/Genus tools Qualcomm -
Ratan Devpura currently works in the
Qualcomm -
Ratan Devpura specializes in
Education: Masters in EE Experienced physical design/STA Manager… Technical lead with good exposure to Full Chip STA & end to end PD work. Experience with TSMC/Samsung/Intel/GF designs with technology nodes from 65nm to 10nm/7nm/5nm/3nm. Experience with Fusion Compiler, Synopsys ICC2/ICC/DC/PT/PTSI, StarRC, Calibre DRC/LVS, Cadence Innovus/Genus tools -
Ratan Devpura speaks the following languages:
No languages available. -
Ratan Devpura has prior experience in the following industries:
Intel , Qualcomm , Einfochips , Qualcomm -
Ratan Devpura has the following professional experience:
Qualcomm , Intel , Qualcomm , Einfochips , Qualcomm . -
You can view Ratan Devpura’s
LinkedIn profile at LinkedIn URL. -
Ratan Devpura’s work email addresses are
[email protected] . -
Ratan Devpura works at
Qualcomm
People you may be interested in
- Sophie Mao
- Peter Rampling
- Ann Richards
- Hazim Asref
- Stefano Maberino
- Jason Satein
- Jocelyn Villagran
Blogger @ Chinalawhelp.com
Director at Rampling Investments LLC Based in the United States, Australia and New Zealand
Associate Professor of Special Education
Med. Equipment & Infection Control Sales & Tenders Manager at Zimmo Co.
Managing Director at Orved
Infrastructure Automation Architect
Professional Photographer/ Headshots photographer