
Salvatore Crudo
Expertise: digital (RTL) design and verification including architecture specification, firmware development for embedded, schematic board design, lab debugging. Also... | Milan, Lombardy, Italy
*50 free lookup(s) per month.
No credit card required.
Salvatore Crudo’s Emails cr****@pr****.eu
Salvatore Crudo’s Phone Numbers No phone number available.
Social Media
Salvatore Crudo’s Location Milan, Lombardy, Italy
Salvatore Crudo’s Expertise Expertise: digital (RTL) design and verification including architecture specification, firmware development for embedded, schematic board design, lab debugging. Also experienced in telecommunication protocols and telecommunication equipment architecture. HDL and EDA tools knowledge spans from HDL language (VHDL, Verilog and System verilog), Modelsim, Cadence IUS suite, Synplify, Xilinx ISE, Orcad, Seamless. Specialties: SystemVerilog, Verilog, VHDL, C, ARM cores, 8051, PIC, ModelSim, FPGA, board design, telecom equipment architecture, system design, ASIC Verification, ASIC Design, AMBA, AHB, APB, Ethernet, ATM, AAL, SDH, TCP/IP, TOKEN BUS, LIN, PSI5, UNIX, revision control (DesignSync, CVS, svn), microcontrollers
Salvatore Crudo’s Current Industry Amazon
Salvatore
Crudo’s Prior Industry
Italtel
|
Laben
|
Cadence Design Systems
|
Accent
|
Reference Design
|
Prael
|
Tdk Invensense
|
Amazon
Not the Salvatore Crudo you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Amazon
Hardware Development Engineer
Thu Oct 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Tdk Invensense
Hardware Design Engineer
Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Sep 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Prael
Co Founder
Tue Apr 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Reference Design
Founder
Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Accent
Senior Consulting Engineer
Tue Jan 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Hardware Engineer
Thu Jun 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)
Laben
System Engineer
Mon May 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jun 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
Italtel
HW and System Engineer
Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)