
Siddharth Patel
Technical Proficiency Programming skills: C/C++, Assembly, Python, Shell Script, Ladder Logic Applications: Altium, Eagle, LTSPICE, LabVIEW, Eclipse IDE, MATLAB, SolidWorks, AutoCAD, Code... | San Francisco, California, United States
*50 free lookup(s) per month.
No credit card required.
Siddharth Patel’s Emails si****@10****.com
Siddharth Patel’s Phone Numbers No phone number available.
Social Media
Siddharth Patel’s Location San Francisco, California, United States
Siddharth Patel’s Expertise Technical Proficiency Programming skills: C/C++, Assembly, Python, Shell Script, Ladder Logic Applications: Altium, Eagle, LTSPICE, LabVIEW, Eclipse IDE, MATLAB, SolidWorks, AutoCAD, Code Composer Studio, Keil, IAR Workbench, Microsoft Visio, Microsoft Office Suite , RTOS, Embedded Linux, Github. Platforms: STM32F Processors, Sil-Labs C8051F, TMS320C6713 Processor, Beaglebone, Raspberry-pi Areas of Expertise: Successful background leading, coordinating, and delivering key projects involving design, development, testing, and troubleshooting for multiple embedded and firmware projects. Specific expertise in Printed Circuit Board (PCB) design using Altium and Component level troubleshooting. Effective at designing and implementing software of embedded devices and systems from requirements to production and commercial deployment. Expertise in design and development of test procedures for systems and subsystem level testing. Consistent track record of delivering projects on time or ahead of schedule, introducing new testing procedures, and achieving significant production growth.
Siddharth Patel’s Current Industry 10x Genomics
Siddharth
Patel’s Prior Industry
Indian Railways Electric Loco Trip Shed Ratlam
|
Siemens Ltd Baroda
|
Polytechnic Institute Of New York University
|
Bio Pharm
|
Thermo Fisher Scientific
|
10x Genomics
Not the Siddharth Patel you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

10x Genomics
Electrical Engineer
Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Thermo Fisher Scientific
Systems Design Engineer
Fri Mar 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Bio Pharm
Electrical Engineer
Sat Sep 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Mar 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Polytechnic Institute Of New York University
Graduate assistant
Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Siemens Ltd Baroda
Substation oparation In-charge
Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jul 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Indian Railways Electric Loco Trip Shed Ratlam
Graduate Trainee
Tue Jul 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Aug 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)