
Sunitha Yellapurada
Area of interest # RTL design, ASIC / SoC design # Physical design and verification # Digital VLSI #... | United States
*50 free lookup(s) per month.
No credit card required.
Sunitha Yellapurada’s Emails sy****@mi****.com
Sunitha Yellapurada’s Phone Numbers No phone number available.
Social Media
Sunitha Yellapurada’s Location United States
Sunitha Yellapurada’s Expertise Area of interest # RTL design, ASIC / SoC design # Physical design and verification # Digital VLSI # Advanced Digital Design # Computer Architecture # Embedded system Technical skills # Tools used: Cadence Virtuoso (Scematic and layout), IBeye tool, PrimeTime (Stdcell Char), Verdi, Jeera ticket, CSV # Layout Suite - Cadence Virtuoso # Hardware Description & Verification Languages - Verilog, System Verilog basics, VHDL # Programming Languages - C Programming, C++ (Object-oriented Programming basics), Micro- controllers 8051 and Micro-processors 8086, MIPS, Perl Scripting, FPGA coding simulation and synthesis. # Simulator tools - Model SIM, Questa SIM, PSPICE Simulation # FPGA Design Suite - Xilinx ISE
Sunitha Yellapurada’s Current Industry Intel
Sunitha
Yellapurada’s Prior Industry
California State University Los Angeles
|
Ecocar3
|
Cal State La College Of Ecst
|
Bae Systems
|
Micron Technology
|
Intel
Not the Sunitha Yellapurada you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
3D NAND Testmode Pre-Silicon Validation
Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Micron Technology
Design Engineer
Sun Dec 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Bae Systems
ASIC Engineer
Wed Aug 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Nov 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Cal State La College Of Ecst
Graduate Assistant
Tue Aug 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Apr 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
California State University Los Angeles
Graduate Teaching Assistant
Wed Feb 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jun 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Ecocar3
Electrical Engineer Member
Wed Feb 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon May 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)