
Tianyan Pu
13+ years experience in wireless communication systems (LTE/LTE-A, MB-OFDM UWB) 10+ years experience in ASIC digital design 10+ years experience...
San Francisco, California, United States
*50 free lookup(s) per month.
No credit card required.
Tianyan Pu’s Emails [email protected]
Tianyan Pu’s Phone Numbers No phone number available.
Social Media
Tianyan Pu’s Location San Francisco, California, United States
Tianyan Pu’s Expertise 13+ years experience in wireless communication systems (LTE/LTE-A, MB-OFDM UWB) 10+ years experience in ASIC digital design 10+ years experience in wireless PHY system design and macro-architecture 6+ years experience in team leadership 1+ year experience in embedded software design Specialties: . 3GPP LTE (4G), packet-based OFDM systems (e.g. MB-OFDM UWB) . MIMO-OFDM PHY design (e.g. synchronization, channel estimation, detector, channel decoder) . Matlab, C/C++, VHDL 29+ patents and patent application.
Tianyan Pu’s Current Industry Intel
Tianyan
Pu’s Prior Industry
Stmicroelectronics
|
Philips
|
Nxp Semiconductors
|
St Ericsson
|
Blue Wonder Communications
|
Intel
Not the Tianyan Pu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Senior Staff System Engineer
Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Senior Staff System Engineer
Tue Feb 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Mar 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Blue Wonder Communications
System Architect
Wed Jul 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
St Ericsson
Principal IC Design Engineer
Sat Nov 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)
Nxp Semiconductors
Chief IC Engineer
Sat Apr 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Oct 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Philips
Senior Hardware Design Engineer
Sat Dec 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
Stmicroelectronics
DSP system design engineer
Wed Dec 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)