
Tong Zhang
Semiconductor process development and application, process integration, nanofabrication, material characterization, 3D device structural emulation and process simulation, DfM,... | San Francisco, California, United States
*50 free lookup(s) per month.
No credit card required.
Tong Zhang’s Emails [email protected]
Tong Zhang’s Phone Numbers No phone number available.
Social Media
Tong Zhang’s Location San Francisco, California, United States
Tong Zhang’s Expertise Semiconductor process development and application, process integration, nanofabrication, material characterization, 3D device structural emulation and process simulation, DfM, MEMS, compound semiconductor, optoelectronics, 3D flash memory, data analysis, plasma etch, thin film deposition(PVD/CVD/PECVD/ALD), epitaxy, surface modifications, equipment C&F and commercialization, yield improvement, failure analysis
Tong Zhang’s Current Industry Sk Hynix America
Tong
Zhang’s Prior Industry
Integrated Device Technology
|
Raytheon Technologies
|
Applied Materials
|
Applied Microstructures
|
Sandisk
|
Stealth Startup
|
Sk Hynix America
Not the Tong Zhang you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Sk Hynix America
Senior Principal Engineer
Fri Mar 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Stealth Startup
Senior Technical Staff
Mon May 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Mar 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)
Sandisk
Senior Technologist
Sat Mar 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Applied Microstructures
Sr. Member of Technical Staff
Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Applied Materials
Member of Technical Staff
Wed Jan 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Raytheon Technologies
Plasma Etch Section Manager
Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time)
Integrated Device Technology
Process Development Engineer
Fri Jan 01 1993 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 1995 00:00:00 GMT+0000 (Coordinated Universal Time)