
Vignesh Ravigularaman
Worked with Verilog, System Verilog and UVM. Created testbench in verilog for some simple internal projects. Also created... | Chennai, Chennai, India
*50 free lookup(s) per month.
No credit card required.
Vignesh Ravigularaman’s Emails vr****@qu****.com
Vignesh Ravigularaman’s Phone Numbers 1858651****
Social Media
Vignesh Ravigularaman’s Location Chennai, Chennai, India
Vignesh Ravigularaman’s Expertise Worked with Verilog, System Verilog and UVM. Created testbench in verilog for some simple internal projects. Also created complex test environment using SV/UVM for verifying IP's and FPGA. Also worked on functional verification of ASIC switch. Have knowledge about AXI and SRIO protocol and also worked with it. Worked on functional and code coverage. Have Formal Verification working experience and used Synopsys Formality for the same. Analysed functional coverage reports and added coverpoints and covergroups for getting better results. Analysed code coverage and made some directed scenarios to hit certain lines of code that can be covered. Wrote assertions for verifying certain features in the project. Used System Verilog Assertions for assertion coding. Have theoretical knowledge on Specman e. Worked on creating some basic environment using 'e' verification language and UVM. Also worked on simple basic scripts with Perl and shell scripting. Good knowledge on Cadence's Simvision and eplanner, VCS simulator.
Vignesh Ravigularaman’s Current Industry Qualcomm
Vignesh
Ravigularaman’s Prior Industry
Hcl Technologies
|
Mobiveil
|
Mirafra Technologies
|
Qualcomm
Not the Vignesh Ravigularaman you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Qualcomm
Staff Engineer
Tue Nov 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Qualcomm
Senior Lead Engineer
Sat Feb 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Hcl Technologies
Technical Lead
Thu Feb 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Feb 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Mirafra Technologies
Senior Verification Engineer
Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Mobiveil
Verification Engineer
Thu Oct 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Hcl Technologies
Software Engineer
Mon Oct 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Sep 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)