
Wasim
Results-driven and customer-focused with extensive experience in design verification domain and relevant EDA software products. Proven track record... | Austin, Texas, United States
*50 free lookup(s) per month.
No credit card required.
Wasim ’s Emails wm****@br****.com
Wasim ’s Phone Numbers No phone number available.
Social Media
Wasim ’s Location Austin, Texas, United States
Wasim ’s Expertise Results-driven and customer-focused with extensive experience in design verification domain and relevant EDA software products. Proven track record in design verification technologies and building teams to achieve projects milestones. Able to identify and implement strategies to reduce costs, motivate, strengthen internal and external teams to drive engineering innovation and operational efficiency. Adaptive leadership style, accountability, excellent interpersonal abilities, fostering, and maintaining positive and professional relationships across organizational boundaries. With my principles to adaptive family thought process based leadership, I can transform teams into great teams that are high performing, cost-efficient, high satisfaction teams. 15 years of design verification experience at SoC/sub-system/top/cluster/module/block, directed and constrained random. As an individual contributor, lead and managerial roles Well experienced in verification test bench entities such as – uvm tests, environments, agents, bus functional models BFMs/drivers, sequence items, sequences/sequencers, virtual sequencers, interfaces and monitors, scoreboards/models, assertions/checkers, coverage, constrained/random/directed test cases and scenarios, DUT integration and bring-up and verification cycle Plan, organize/prioritize, lead/drive, own, development-tracking, team collaboration, simulation/regressions failures Analysis and debugging, problem solving, functional RTL verification plan and overall project tracking and execution to meet the deadlines HVLs/HDLs: SystemVerilog, UVM, UVM register model, Specman(eRM), Verilog, C, C++ EDA Tools: (Cadence) IUS/Xcelium, NCVerilog/NCElab/NCSim, Irun (compile/elaboration/simulation), Simvision, Ip-xact, ePlanner/vManager, Imc (TCL/BATCH/GUI). (Synopsys) Verdi, Debussy, VCS. (Mentor graphics) Questa/Modelsim Scriptings/VCST: Perl/Python/Shell and version control system tools - Svn, Cvs, Clearcase, Perforce, Git (P4V, Bitbucket GUIs) Protocols: Networking (Ethernet interfaces), AMBA bus (APB/AHB/AXI), I2C, DFT/JTAG/ SWD and other proprietary, GPU, Texture Productivity related software: Simscope/Jenkins, Jira tracking, Onenote, MSteams
Wasim ’s Current Industry Cisco
Wasim
’s Prior Industry
Einfochips
|
Kpit Cummins Infosystems
|
Ibm
|
Sibridge Technologies
|
Broadcom
|
Samsung Electronics America
|
Cisco
Not the Wasim you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Cisco
Technical Leader
Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Samsung Electronics America
Senior Staff Engineer (M)
Wed Sep 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Broadcom
R&D Engineer IC Design Verification
Mon Jun 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Sep 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Broadcom
Verification Consultant (ASIC Design Verification Engineer through Calsoft Labs Inc.)
Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Sibridge Technologies
Member Technical Staff
Sat Feb 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Ibm
Logic Verification Engineer
Tue Mar 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Dec 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Kpit Cummins Infosystems
Member Technical Staff
Mon Mar 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Feb 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Einfochips
ASIC Engineer
Tue May 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Mar 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)